

FIG. 2 is a schematic diagram of a differential amplifier circuit. The circuit includes two input terminals, RXIN\_H (18) and RXIN\_L (20), each connected to a resistor (206, 208) and a BGREF (68) terminal. The RXIN\_H input is connected to the non-inverting input (+) of amplifier 200. The RXIN\_L input is connected to the inverting input (-) of amplifier 202. The outputs of amplifiers 200 and 202 are connected to a common node (214) which is also connected to a BGREF (68) terminal. The output of amplifier 200 is also connected to a feedback loop (228) that includes a capacitor (222) and a resistor (224). The output of amplifier 202 is connected to a feedback loop (230) that includes a capacitor (226) and a resistor (232). The feedback loops are connected to a common node (216) which is also connected to a BGREF (68) terminal. The output of the feedback loop (230) is connected to a FILTER\_OUT terminal (24).




FIGURE 2

FIG. 3 is a schematic diagram of a differential amplifier circuit in accordance with the present invention. The circuit includes a differential pair of input transistors 302 and 304, a differential pair of output transistors 306 and 308, and a differential pair of current source transistors 312 and 314. The circuit is biased by a differential pair of current source transistors 316 and 318. The circuit is connected to a VDD supply and a VSS supply. The circuit includes a differential pair of input transistors 302 and 304, a differential pair of output transistors 306 and 308, and a differential pair of current source transistors 312 and 314. The circuit is biased by a differential pair of current source transistors 316 and 318. The circuit is connected to a VDD supply and a VSS supply.




FIGURE 3






FIGURE 5

FIGURE 6










FIGURE 9




FIGURE 10

FIGURE 11




FIGURE 11




FIGURE 12